[PATCH RFC v3 07/12] net: stmmac: dwmac-s32: Add SGMII support
From: Jan Petrous via B4 Relay
Date: Sat Sep 19 2026 - 02:59:38 EST
From: "Jan Petrous (OSS)" <jan.petrous@xxxxxxxxxxx>
Wire the NXP S32G SerDes XPCS PCS into the dwmac-s32 glue layer so the
MAC can run SGMII over a SerDes lane.
Changes:
- s32_gmac_write_phy_intf_select: replace the hard-coded RGMII selector
with a switch on phy_interface so SGMII (0x01), RGMII, RMII and MII
all programme the SoC control register correctly.
- Add s32_gmac_pcs_init: obtain the phylink_pcs handle from the SerDes
subsystem via s32g_serdes_pcs_create(), keyed by the standard
pcs-handle property on the GMAC node pointing at the SerDes XPCS lane
child. Propagates -EPROBE_DEFER if the SerDes driver has not probed
yet. There is no matching exit hook: the device link created by
s32g_serdes_pcs_create() covers the lifetime.
- Add s32_gmac_select_pcs: return the stored PCS handle when the
negotiated interface is SGMII.
- Hook pcs_init and select_pcs into plat_stmmacenet_data.
Note that installing a select_pcs callback suppresses the core's
integrated_pcs fallback, because stmmac treats a NULL return from
select_pcs as "no PCS" rather than "fall through". This matches what
dwmac-rzn1 and dwmac-intel already do.
Both negotiation modes are supported by the PCS. The board device
trees added later in this series describe the MAC-side link as fixed,
so they exercise the out-of-band path.
The XPCS header guards its s32g_serdes_pcs_create() declaration with
IS_REACHABLE(CONFIG_PHY_S32G_SERDES) and provides a static-inline stub
returning -ENODEV otherwise. IS_REACHABLE is false both when the SerDes
driver is disabled and in the built-in-consumer / modular-provider case
(DWMAC_S32=y with PHY_S32G_SERDES=m), so this driver links in all four
combinations of the two symbols.
Linking is not sufficient on its own, though. In the DWMAC_S32=y with
PHY_S32G_SERDES=m case the stub makes s32_gmac_pcs_init() return
-ENODEV, and stmmac treats a failing plat->pcs_init() as fatal, so a
built-in MAC would refuse to probe on any device tree describing
pcs-handle. Add a Kconfig dependency forbidding that combination
rather than letting it build into a MAC that cannot probe.
Tested on an S32G3-VNP-RDB3 board: GMAC0 links at 1G over SGMII and
passes traffic, both in SerDes mode 1 (alongside two active PCIe root
complexes) and in mode 3.
Signed-off-by: Jan Petrous (OSS) <jan.petrous@xxxxxxxxxxx>
---
drivers/net/ethernet/stmicro/stmmac/Kconfig | 6 ++
drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c | 74 ++++++++++++++++++++++++-
2 files changed, 78 insertions(+), 2 deletions(-)
diff --git a/drivers/net/ethernet/stmicro/stmmac/Kconfig b/drivers/net/ethernet/stmicro/stmmac/Kconfig
index e3dd5adda5ac..1443ff4149b4 100644
--- a/drivers/net/ethernet/stmicro/stmmac/Kconfig
+++ b/drivers/net/ethernet/stmicro/stmmac/Kconfig
@@ -192,6 +192,12 @@ config DWMAC_S32
tristate "NXP S32G/S32R GMAC support"
default ARCH_S32
depends on OF && (ARCH_S32 || COMPILE_TEST)
+ # SGMII needs the PCS from the SerDes driver. The header falls back
+ # to a stub returning -ENODEV when that driver is not reachable, and
+ # stmmac makes a failing plat->pcs_init() fatal, so a built-in MAC
+ # with a modular SerDes would refuse to probe on any DT describing
+ # pcs-handle. Forbid that combination instead.
+ depends on PHY_S32G_SERDES || PHY_S32G_SERDES=n
help
Support for ethernet controller on NXP S32CC SOCs.
diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c b/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c
index 024d8e10e918..a3a56b21181a 100644
--- a/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c
+++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-s32.c
@@ -16,12 +16,14 @@
#include <linux/of_mdio.h>
#include <linux/of_address.h>
#include <linux/phy.h>
+#include <linux/phy/nxp-s32g-serdes.h>
#include <linux/phylink.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/stmmac.h>
#include "stmmac_platform.h"
+#include "stmmac.h"
#define GMAC_INTF_RATE_125M 125000000 /* 125MHz */
@@ -40,23 +42,89 @@ struct s32_priv_data {
phy_interface_t *intf_mode;
struct clk *tx_clk;
struct clk *rx_clk;
+ /* SGMII PCS provided by the SerDes subsystem (NULL if not SGMII) */
+ struct phylink_pcs *pcs;
};
static int s32_gmac_write_phy_intf_select(struct s32_priv_data *gmac)
{
+ u32 intf_sel;
int ret = 0;
+ switch (*gmac->intf_mode) {
+ case PHY_INTERFACE_MODE_SGMII:
+ intf_sel = S32_PHY_INTF_SEL_SGMII;
+ break;
+ case PHY_INTERFACE_MODE_RGMII:
+ case PHY_INTERFACE_MODE_RGMII_ID:
+ case PHY_INTERFACE_MODE_RGMII_RXID:
+ case PHY_INTERFACE_MODE_RGMII_TXID:
+ intf_sel = S32_PHY_INTF_SEL_RGMII;
+ break;
+ case PHY_INTERFACE_MODE_RMII:
+ intf_sel = S32_PHY_INTF_SEL_RMII;
+ break;
+ case PHY_INTERFACE_MODE_MII:
+ intf_sel = S32_PHY_INTF_SEL_MII;
+ break;
+ default:
+ dev_err(gmac->dev, "Unsupported phy interface mode: %s\n",
+ phy_modes(*gmac->intf_mode));
+ return -EINVAL;
+ }
+
if (gmac->ctrl_sts)
- writel(S32_PHY_INTF_SEL_RGMII, gmac->ctrl_sts);
+ writel(intf_sel, gmac->ctrl_sts);
else
ret = regmap_write(gmac->sts_regmap, gmac->sts_offset,
- S32_PHY_INTF_SEL_RGMII);
+ intf_sel);
dev_dbg(gmac->dev, "PHY mode set to %s\n", phy_modes(*gmac->intf_mode));
return ret;
}
+static int s32_gmac_pcs_init(struct stmmac_priv *priv)
+{
+ struct s32_priv_data *gmac = priv->plat->bsp_priv;
+ struct device_node *pcs_node;
+
+ /*
+ * pcs-handle points at the SerDes XPCS lane child node; its
+ * nxp,xpcs-instance property is what identifies the XPCS instance.
+ */
+ pcs_node = of_parse_phandle(gmac->dev->of_node, "pcs-handle", 0);
+ if (!pcs_node) {
+ dev_dbg(gmac->dev, "no 'pcs-handle' property, SGMII PCS unavailable\n");
+ return 0;
+ }
+
+ gmac->pcs = s32g_serdes_pcs_create(gmac->dev, pcs_node);
+ of_node_put(pcs_node);
+
+ if (IS_ERR(gmac->pcs)) {
+ int err = PTR_ERR(gmac->pcs);
+
+ gmac->pcs = NULL;
+ /* SerDes may not be probed yet - defer probe. */
+ return err;
+ }
+
+ dev_dbg(gmac->dev, "SGMII PCS created via SerDes XPCS\n");
+ return 0;
+}
+
+static struct phylink_pcs *s32_gmac_select_pcs(struct stmmac_priv *priv,
+ phy_interface_t interface)
+{
+ struct s32_priv_data *gmac = priv->plat->bsp_priv;
+
+ if (interface == PHY_INTERFACE_MODE_SGMII && gmac->pcs)
+ return gmac->pcs;
+
+ return NULL;
+}
+
static int s32_gmac_init(struct device *dev, void *priv)
{
struct s32_priv_data *gmac = priv;
@@ -204,6 +272,8 @@ static int s32_dwmac_probe(struct platform_device *pdev)
plat->init = s32_gmac_init;
plat->exit = s32_gmac_exit;
+ plat->pcs_init = s32_gmac_pcs_init;
+ plat->select_pcs = s32_gmac_select_pcs;
plat->clk_tx_i = gmac->tx_clk;
plat->set_clk_tx_rate = stmmac_set_clk_tx_rate;
--
2.55.0