[GIT PULL] x86/cpu for v7.4-rc1

[Borislav Petkov]

Hi Linus,

please pull the x86/cpu lineup for v7.4-rc1.

Thx.

---

The following changes since commit cee9395acd8043be0644b25c34bfa86623f2b935:

  Linux 7.3-rc1 (2026-08-30 13:34:40 -0700)

are available in the Git repository at:

  ssh://git@xxxxxxxxxxxxxxxxxxx/pub/scm/linux/kernel/git/tip/tip.git tags/x86_cpu_for_v7.4_rc1

for you to fetch changes up to 2711d67bc3a776abcfc651ad87be5d29ada19166:

  x86/cpu: Don't transiently clear the boot CPU's capabilities (2026-09-17 02:05:39 +0200)

----------------------------------------------------------------
- Rework early CPU features detection code to handle a case where recorded
  CPU capabilities are temporarily cleared in an interruptible region. The
  practical implication of this lead to, for example, KASAN complaining due to
  5-level pagetable support disappearing intermittently; by Ihor Solodrai

- AMD Zen5 started reporting TLB sizes as multiples of 32 so adjust the TLB
  sizes reporting code to consider that

- Return the proper retval when trying to enable user shadow stacks

----------------------------------------------------------------
Bill Roberts (1):
      x86/shstk: Return the correct error value when user shadow stacks are disabled

Borislav Petkov (AMD) (1):
      x86/CPU/AMD: Fix Zen5 TLB sizes reporting

Ihor Solodrai (5):
      x86/cpu: Factor init_cpu_info() out of identify_cpu()
      x86/cpu: Initialize boot CPU cpuinfo defaults early
      x86/cpu: Inline generic_identify() into identify_cpu()
      x86/cpu: Move 32-bit SEP setup into identify_cpu()
      x86/cpu: Don't transiently clear the boot CPU's capabilities

 arch/x86/include/asm/cpufeatures.h |  2 +
 arch/x86/kernel/cpu/amd.c          | 21 +++++----
 arch/x86/kernel/cpu/common.c       | 96 +++++++++++++++++++-------------------
 arch/x86/kernel/shstk.c            |  2 +-
 4 files changed, 63 insertions(+), 58 deletions(-)


-- 
Regards/Gruss,
    Boris.

https://people.kernel.org/tglx/notes-about-netiquette